

FIG. 1





FIG. 2

	Opcode _22	RTI 24	1	RS 26	RT0 <u>24</u>	Func. 28
20 —	FIG. 3A					
	Opcode 22	RTI <u>24</u>	RS 26	RT0 24	RD 32	Func. 34
30 —	FIG. 3B					
•	Opcode 22	IMM1 42		RS 26		IMM0 <u>42</u>
40 —	•	,	FIG.	3C		
	Opcode 22				ediate	

FIG. 3D



110-106 100 102 -104 **INSTRUCTION OPERANDS OPCODE** FUNC. LH rt,rs 11 IMM5 IMM5 LW 13 rt,xs 15 LHU rt,rs IMM5 17 rt,rs IMM5 LW 18 IMM5 LB rt,rs 19 IMM5 SH rt,rs SB IMM5 1a rt,rs IMM5 SW rt,xs 1b LBU 1c IMM5 rt,rs 1d special 1f IMM5 SW rt,rs 12 SLT 02 rs,rt SLTU 12 06 rs,rt 12 08 MOVE rs,xt 12 SLT 0a rs,xt 12 0c **ADDU** rs,xt 12 **SLTU** rs,xt 0e 12 10 MOVE xs,rt 12 SLT 12 xs,rt 12 ADDU 14 xs,rt 12 16 SLTU xs,rt 12 18 MOVE xs,xt SLT 12 1a xs,xt 12 **ADDU** 1c xs,xt 12 SLTU 1e xs,xt

FIG. 5A

(106	(104	(100	(102
OPCODE	FUNC.	INSTRUCTION	OPERANDS
10	02	SRL	rt,imm3
10	03	SRA	rt,imm3
10	04	SLLV	rt,rs
10	06	SRLV	rt,rs
10	07	SRAV	rt,rs
10	08	JR	rs
10	09	JALR	xt,rs
10	0c	SYSCALL	imm6
10	0d	BREAK	imm6
10	10	ADD	rs,rt
10	12	SUB	. rs,rt
10	13	NEG	rs,rt
10	14	AND	rs,rt
10	15	OR	rs,rt
10	16	XOR	rs,rt
10	17	NOT	rs,rt

FIG. 5B

114-

106 -104 100 -102 **OPCODE INSTRUCTION** FUNC. **OPERANDS** 12 **ADDU** 01 r0,rs,rt 12 SUBU 03 r0,rs,rt ADDU 12 05 r1,rs,rt 12 07 SUBU r1,rs,rt 12 09 ADDU r2,rs,rt SUBU 12 0b r2,rs,rt 12 0d ADDU r3,rs,rt 12 Of SUBU r3,rs,rt 12 <u>11</u> **ADDU** r4,rs,rt 12 13 SUBU r4,rs,rt 12 15 **ADDU** r5,rs,rt 12 17 SUBU r5,rs,rt 12 19 ADDU r6,rs,rt 12 SUBU 1b r6,rs,rt 12 1d ADDU r7,rs,rt 12 1f SUBU r7,rs,rt 16 SLL rd,rt,imm imm

FIG. 5C




FIG. 5D




FIG. 5E

120

-100 -108 102 **OPCODE** INSTRUCTION **OPERANDS** BEQ 04 rs,rt,simm12 BNE 05 rs,rt,simm12 **BLEZ** rs,simm12 06 07 **BGTZ** rs,simm12 ADDI 08 rt,rs,simm12 **ADDIU** 09 rt,rs,simm12 SLTI rt,rs,simm12 0a 0b **SLTIU** rt,rs,simm12 **ANDI** 0c rt,rs,simm12 0d ORI rt,rs,simm12 **XORI** 0e rt,rs,simm12 Of LUI rt,simm12 10 rt,rs,simm12 LB <u>11</u> rt,rs,simm12 LH 12 LWL rt,rs,simm12 13 LW rt,rs,simm12 14 LBU rt,rs,simm12 15 LHU rt,rs,simm12 rt,rs,simm12 16 **LWR** 18 SB rt,rs,simm12 19 SH rt,rs,simm12 **SWL** rt,rs,simm12 1a 1b SW rt,rs,simm12 1e **SWR** rt,rs,simm12

FIG. 6A

	_100	
<u>RT</u>	INSTRUCTION	OPERANDS
00	BLTZ	rs,simm12
01	BGEZ	rs,simm12
02	BLTZL	rs,simm12
03	BGEZL	rs,simm12
08	TGEI	rs,simm12
09	TGEIU	rs,simm12
0a	TLTI	rs,simm12
0b	TLTIU	rs,simm12
0с	TEQI	rs,simm12
0e	TNEI	rs,simm12
10	BLTZAL	rs,simm12
11	BGEZAL	rs,simm12
12	BLTZALL	rs,simm12
13	BGEZALL	rs,simm12

FIG. 6B

124-

-107 -100 -102 FUNC. **INSTRUCTION OPERANDS** SLL 00 rd,rt,imm5 02 SRL rd,rt,imm5 rd,rt,imm5 03 SRA 04 SLLV rd,rt,rs 06 SRLV rd,rt,rs 07 SRAV rd,rt,rs 80 JR rs **JALR** 09 rd,rs 0c SYSCALL imm₁₅ **BREAK** imm15 0d Of SYNC 10 MFHI rd 11 MTHI rs 12 MFLO rd 13 MTLO rs 18 MULT rs,rt 19 MULTU rs,rt, 1a DIV rs,rt 1b DIVU rs,rt

FIG. 6C

12 / 20

126—

		(102
FUNC.	INSTRUCTION	OPERANDS
20	ADD	rd,rs,rt
21	ADDU	rd,rs,rt
22	SUB	rd,rs,rt
23	SUBU	rd,rs,rt
24	AND	rd,rs,rt
25	OR	rd,rs,rt
26	XOR	rd,rs,rt
27	NOR	rd,rs,rt
2a	SLT	rd,rs,rt
2b	SLTU	rd,rs,rt
30	TGE	rs,rt
31	TGEU	rs,rt
32	TLT	rs,rt
33	TLTU	rs,rt
34	TEQ	rs,rt
36	TNE	rs,rt

FIG. 6D




FIG. 6E

130		(100
	FUNC	INSTRUCTION
	01	TLBR
	02	TLBWI
	06	TLBWR
	08	TLBP
	10	RFE
	18	ERET

FIG. 6F

14/20




FIG. 7

from Instruction Cache 14B




FIG. 8




FIG. 9

17 / 20





FIG. 10

from Instruction Cache 14B



to Processor Core 16

FIG. 11




FIG. 12

20 / 20




FIG. 13